The dependence of the metal gate work function on the underlying gate dielectric in advanced metal-oxide-semiconductor ͑MOS͒ gate stacks was explored. Metal work functions on highdielectrics are observed to differ appreciably from their values on SiO 2 or in vacuum. We applied the interface dipole theory to the interface between the gate and the gate dielectric of a MOS transistor and obtained excellent agreement with experimental data. Important parameters such as the slope parameters for gate dielectrics like SiO 2 , Al 2 O 3 , Si 3 N 4 , ZrO 2 , and HfO 2 were extracted. In addition, we also explain the weaker dependence of n ϩ and p ϩ polysilicon gate work functions on the gate dielectric material. Challenges for gate work function engineering are highlighted. This work provides additional guidelines on the choice of gate materials for future MOS technology incorporating high-gate dielectrics.
I. INTRODUCTION
Aggressive scaling of gate length L G and gate oxide thickness in complementary metal-oxide-semiconductor ͑CMOS͒ transistors for higher performance and circuit density aggravates the problems of polysilicon ͑poly-Si͒ gate depletion, high gate resistance, high gate tunneling leakage current, and boron penetration from the p ϩ -doped poly-Si gate into the channel region. 1 To reduce the high gate resistance and gate depletion problems, the active dopant density in the poly-Si gate material must be increased. In fact, the active dopant density must be greater than 1.87ϫ10 20 cm
Ϫ3
at L G ϭ25 nm CMOS technology generation for the poly-Si gate depletion layer to be less than 25% of the equivalent SiO 2 thickness t ox,eq . 1 This presents a great difficulty since the active poly-Si dopant density at the gate-dielectric interface saturates at 6ϫ10 19 cm Ϫ3 and 1ϫ10 20 cm Ϫ3 for p ϩ -and n ϩ -doped poly-Si, respectively. 2 Insufficient active dopant density in the gate results in a significant voltage drop across the gate depletion layer, and increases the equivalent gate oxide thickness, as illustrated in Fig. 1 . In effect, it reduces the gate capacitance in the inversion regime and hence the inversion charge density, or leads to a lower effective gate voltage, thus compromising device performance. As a result, there is immense interest in metal gate technology. 3 A metal gate material not only eliminates the gate depletion and boron penetration problems, but also greatly reduces the gate sheet resistance. One approach is to employ a metal with midgap work function for both N-and P-MOS fieldeffect transistors ͑FET's͒. 4 The drawback is that the threshold voltages ͉V TH ͉ would be too large for a reasonable channel doping concentration; counterdoping the channel to reduce V TH degrades transistor short-channel and turn-off characteristics. 2, 4 Hence, an approach analogous to the established dual-doped poly-Si gate technology, i.e., a dual-workfunction metal gate technology, would be preferred. The major challenge is to find two metals with suitable work functions and a way to integrate them into a CMOS process. Metal gates with work functions corresponding to the conduction and valence band edges of Si are desired for the optimal design of bulk-Si N-and P-MOSFET's, respectively. 5 The energy band alignment between the metal gate and the gate dielectric is very important, because it determines the effective metal gate work function ⌽ m,eff , which affects the transistor threshold voltage and optimum current drive. 5 An accurate understanding of the metaldielectric interface is essential for the design of transistors with metal gates. However, there has been very little work to study this important interface. 6, 7 In the selection of metal gate materials, a common assumption is that the effective work function of a metal on a gate dielectric is the same as that in vacuum. This has been experimentally observed to be incorrect. 6 In this paper, the physics of the interface between the gate electrode and the gate dielectric is investigated, and the dependence of the gate work functions on the gate dielectric material is explained. Section II briefly reviews the physics of the metal-semiconductor or metal-dielectric interface. Section III applies the interface dipole theory 8 to the metaldielectric interface to explain the experimental observations and extract important material parameters that characterize the gate dielectrics. Fundamental differences between the metal-dielectric and the poly-Si-dielectric interfaces are also noted. Section IV summarizes this work and provides guidelines for the selection of metal gate materials for integration in a CMOS process. the electrons is given by the difference between the work function of the metal in vacuum ⌽ m,vac and the electron affinity of the semiconductor . However, it was observed experimentally that the Schottky model is not generally obeyed. Bardeen then proposed the well-known surface state model to explain this observation. 10 Bardeen's model postulates a high density of surface states of the order of 1 per surface atom at a well-defined energy relative to the conduction band edge of the semiconductor, and these states act to pin the metal Fermi level. However, arguments presented by Heine 11 showed that semiconductor surface states do not exist in the fundamental gap for most metal-semiconductor interfaces, except possibly those in Bardeen's time where metal-semiconductor contacts were made by pressing the metal against the semiconductor, each coated with an oxide film. This interfacial oxide film sustains a potential difference to account for the difference between the theoretical Schottky barrier height and experimental observation, and is an essential feature of Bardeen's model. Modern metalsemiconductor interfaces are comprised of materials in intimate atomic contact, and therefore render Bardeen's surface state model inapplicable.
Heine 11 was the first to point out that the wave functions of electrons in the metal tail or decay into the semiconductor in the energy range where the conduction band of the metal overlaps the semiconductor band gap. These resulting states in the forbidden gap are known as metal-induced gap states 12 or simply intrinsic states. The existence of metal-induced gap states at the metal-semiconductor or metal-dielectric interface was also predicted by Louie and Cohen 12 using selfconsistent pseudopotential calculations of the electronic structure of material interfaces. Recently, metal-induced gap states were experimentally observed by Muller et al. using electron energy loss spectroscopy. 13 These states are predominantly donorlike close to E v , and mostly acceptorlike near E c ͑Fig. 2͒. The energy level in the band gap at which the dominant character of the interface states changes from donorlike to acceptorlike is called the charge neutrality level E CNL . 8 Charge transfer generally occurs across the interface due to the presence of intrinsic interface states. Charging of these interface states creates a dipole that tends to drive the band lineup toward a position that would give zero dipole charge. Figure 2 illustrates the case where the metal Fermi level E F,m is above the charge neutrality level in the dielectric E CNL,d , creating a dipole that is charged negatively on the dielectric side. This interface dipole drives the band alignment so that E F,m goes toward E CNL,d and the effective metal work function, ⌽ m,eff therefore differs from the vacuum metal work function ⌽ m,vac . This work function change is proportional to the difference between E CNL,d and E F,m , or, equivalently, the difference between ⌽ m,vac and
where S is a slope parameter that accounts for dielectric screening and depends on the electronic component of the dielectric constant ϱ . 14, 15 With larger dielectric screening, the slope parameter S becomes smaller, as shown in Figs. 3͑a͒ where the slope parameters for a variety of materials are documented. The slope parameter S obeys an empirical relationship given by 
͑2͒
Materials with a smaller S tend to pin the metal Fermi level more effectively to E CNL,d , as illustrated in Fig. 3͑b͒ . The maximum value for S is unity, which corresponds to no pinning of the metal Fermi level. Table I summarizes the experimental work function data for metals in vacuum and metals on dielectrics such as SiO 2 , Al 2 O 3 , ZrO 2 , HfO 2 , and Si 3 N 4 . The work function of a metal is a measure of the minimum energy required to extract an electron from the surface of the metal. It is commonly measured in vacuum by making use of phenomena such as the photoelectric effect or thermionic emission. In general, it differs for each facet of a monocrystalline sample. 16, 19, 22 Partial crystalline orientation of film specimens can account for observed differences in some cases, since anisotropies of up to ϳ0.5 eV exist for the different crystal facets. Given that the work function measurement is also dependent on the cleanliness of the metal surface, data reported in the literature often cover a considerable range, and Table I documents the typical values for a reasonably clean surface. For the measurement of a metal work function in a metal-dielectric system, the most common method is an extraction of the flatband voltage from the capacitance-voltage characteristics of a metal-dielectric-semiconductor capacitor. 23, 29 Internal photoemission may also be used to extract the barrier height at the interface of a metal-dielectric system, 7 and the metal work function may be deduced from the barrier height and the electron affinity of the dielectric. The electron affinities of SiO 3 , Al 2 O 3 , and ZrO 2 , are 0.95, 1.0, and 2.5 eV, respectively. 30 The experimental data ͑symbols͒ are plotted in Fig. 4 31 In achieving self-consistency in electronic band structure calculations, the local density approximation, 32 Since metal gates with work functions near the conduction and valence band edges of Si are ideal for the optimum performance of bulk N-and P-MOSFET's, respectively, 5 the desired effective metal work function should be ϳ4.05 V for the N-MOSFET and ϳ5.17 V for the P-MOSFET. Consider ZrO 2 for example. Figure 4͑c͒ suggests that in order to obtain ⌽ m,eff of 4.05 V ͑or 5.17 V͒ for a N-MOS ͑or P-MOS͒ device, a metal with an even smaller ͑or larger͒ ⌽ m,vac has to be used. In fact, the selection of metal gate materials to achieve the desired effective work functions depends on the choice of the gate dielectric materials. As a result, research work on metal gate technology should be performed in close conjunction with work on alternative gate dielectrics. 3 This dependency is examined in Fig. 5 to achieve ⌽ m,eff ϭ4.05 V for a N-MOS ͑solid circles͒ and ⌽ m,eff ϭ5.17 V for a P-MOS ͑solid squares͒ device is plotted as a function of ϱ for five different dielectrics. The data points in Fig. 5 are obtained using the extracted values of E CNL,d and S ͑Table II͒. For a high-gate dielectric, a highwork-function inert metal must be used as the P-MOS gate electrode. High-work-function metals such as platinum are resistant to chemical or plasma etching, so gate patterning would be particularly challenging. On the other hand, a lowwork-function metal must be used as the N-MOS gate electrode. Low-work-function metals such as magnesium and hafnium are extremely reactive, and this might introduce extrinsic interface states due to defects arising from an interfacial reaction. Defect-related extrinsic interface states should be distinguished from intrinsic interface states. Any large deviation of the measured effective work functions from the linear trend in Fig. 4 may be attributed to the existence of extrinsic interface states. We have carefully eliminated data that show evidence of an interfacial reaction. To avoid the need for either an inert or reactive metal gate, a possible solution is to introduce at least a monolayer of SiO 2 at the metal-dielectric interface to achieve a large S. Nevertheless, this approach leads to a lower effective dielectric permittivity for the gate dielectric stack and compromises gate leakage current and power consumption. It is worthwhile to compare the metal gate technology with the well-established dual-doped poly-Si technology on the issue of electrode work function dependence on the choice of gate dielectric materials. It has recently been shown that poly-Si on HfO 2 and SiO 2 has about the same work function. 33 The important characteristic that differentiates the poly-Si-dielectric interface from the metal-dielectric interface is the absence of interface states at energies where the band gaps of both materials overlap ͑Fig. 6͒. The band lineup at the poly-Si-dielectric interface is thus driven by a smaller dipole charge. Mathematically, the effective work function of n ϩ or p ϩ poly-Si, ⌽ Si,eff , is determined by the alignment of E CNL,Si and E CNL,d ,
III. EXPERIMENTAL DATA AND EXTRACTION OF MATERIAL PARAMETERS
In Eq. ͑3͒, ⌽ Si is the work function of n ϩ or p ϩ poly-Si in vacuum, and ⌽ CNL,Si is the charge neutrality level in Si. Using Eqs. ͑1͒ and ͑3͒, the theoretical effective work functions of n ϩ poly-Si (⌽ Si ϭ4.05 V͒ and a metal with ⌽ m,vac ϭ4.05 V on different high-dielectrics are compared in Fig.  7 . It shows that the n ϩ poly-Si gate is less vulnerable to Fermi pinning compared to the metal gate with ⌽ m,vac ϭ4.05 V. This is also true for p ϩ poly-Si (⌽ Si ϭ5.17 V͒ and a metal with ⌽ m,vac ϭ5.17 V.
IV. CONCLUSION
The metal-dielectric interface in advanced MOS gate stacks was examined. Metal work functions on high-di- electrics were observed to differ appreciably from their values on SiO 2 or in vacuum. This dependence of metal gate work functions on the underlying gate dielectric was explained using the interface dipole theory. Excellent agreement with experimental data was obtained. Important parameters such as the slope parameters for SiO 2 , Al 2 O 3 , Si 3 N 4 , ZrO 2 , and HfO 2 were extracted. To achieve the desired dualmetal gate work functions on high-gate dielectrics for optimum device performance, candidate metals need to have vacuum work functions smaller ͑or larger͒ than 4.05 V ͑or 5.17 V͒ for the N-MOS ͑or P-MOS͒ transistors. A monolayer of SiO 2 at the interface could relax this requirement. Additional guidelines were provided for the choice of gate materials for future CMOS technology incorporating high-gate dielectrics. The effective work functions of n ϩ and p ϩ poly-Si gates show less dependence on the gate dielectric material. This weaker dependence on the gate dielectric material was explained.
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